



## TGD N-Channel Enhancement Mode Power MOSFET

**Description**


The TGD0106Z uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

**General Features**


- $V_{DS} = 100V, I_D = 6A$
- $R_{DS(ON)} < 140m\Omega @ V_{GS}=10V$  (Typ:110m $\Omega$ )
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

**Application**

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



Schematic diagram



TO-92 view

**Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
0106Z	0106Z	TO-92	-	-	-

**Absolute Maximum Ratings ( $T_A=25^\circ C$  unless otherwise noted)**

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	6	A
Drain Current-Pulsed <sup>(Note 1)</sup>	$I_{DM}$	24	A
Maximum Power Dissipation	$P_D$	3	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	°C

**Thermal Characteristic**

Thermal Resistance, Junction-to-Ambient <sup>(Note 2)</sup>	$R_{\theta JA}$	41.7	°C/W
---	-----------------	------	------

**Electrical Characteristics ( $T_A=25^\circ C$  unless otherwise noted)**

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	100	110	-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=100V, V_{GS}=0V$	-	-	1	$\mu A$




Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
<b>On Characteristics</b> <small>(Note 3)</small>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	1.2	1.8	2.5	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =5A	-	110	140	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =5V, I <sub>D</sub> =2.9A	-	8	-	S
<b>Dynamic Characteristics</b> <small>(Note4)</small>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, F=1.0MHz	-	690	-	PF
Output Capacitance	C <sub>oss</sub>		-	120	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>		-	90	-	PF
<b>Switching Characteristics</b> <small>(Note 4)</small>						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =30V, I <sub>D</sub> =2A, R <sub>L</sub> =15Ω V <sub>GS</sub> =10V, R <sub>G</sub> =2.5Ω	-	11	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	7.4	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	35	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	9.1	-	nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =30V, I <sub>D</sub> =3A, V <sub>GS</sub> =10V	-	15.5	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	3.2	-	nC
Gate-Drain Charge	Q <sub>gd</sub>		-	4.7	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage <small>(Note 3)</small>	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>s</sub> =6A	-	-	1.2	V
Diode Forward Current <small>(Note 2)</small>	I <sub>s</sub>		-	-	6	A

**Notes:**


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production

### Test Circuit


#### 1) E<sub>AS</sub> test circuit



#### 2) Gate charge test circuit




#### 3) Switch Time Test Circuit




### Typical Electrical and Thermal Characteristics (curves)


**Figure1. Source-Drain Diode Forward Voltage**




**Figure2. Safe operating area**




**Figure3. Output characteristics**




**Figure4. Transfer characteristics**




**Figure5. Static drain-source on resistance**




**Figure6.  $R_{DS(on)}$  vs Junction Temperature**




**Figure7.  $BV_{DSS}$  vs Junction Temperature**





**Figure8.  $V_{GS(th)}$  vs Junction Temperature**



**Figure9. Gate charge waveforms**




**Figure10. Capacitance**



**Figure11. Normalized Maximum Transient Thermal Impedance**



## TO-92 Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	3.300	3.700	0.130	0.146
A1	1.100	1.400	0.043	0.055
b	0.380	0.550	0.015	0.022
c	0.360	0.510	0.014	0.020
D	4.400	4.700	0.173	0.185
D1	3.430		0.135	
E	4.300	4.700	0.169	0.185
e	1.270 TYP		0.050 TYP	
e1	2.440	2.640	0.096	0.104
L	14.100	14.500	0.555	0.571
Φ		1.600		0.063
h	0.000	0.380	0.000	0.015

## Notes

1. All dimensions are in millimeters.
2. Tolerance  $\pm 0.10\text{mm}$  (4 mil) unless otherwise specified
3. Package body sizes exclude mold flash and gate burrs. Mold flash at the non-lead sides should be less than 5 mils.
4. Dimension L is measured in gauge plane.
5. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.