




## StarMOS<sup>T</sup> Power MOSFET

- Extremely high dv/dt capability
- Low Gate Charge Q<sub>g</sub> results in Simple Drive Requirement
- 100% avalanche tested
- Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatability



$$V_{DS} = 500V$$


$$I_{D25} = 14A$$

$$R_{DS(ON)} = 0.45 \Omega$$

### Description

StarMOS is a new generation of high voltage N-Channel enhancement mode power MOSFETs. This new technology minimises the JFET effect, increases packing density and reduces the on-resistance. StarMOS also achieves faster switching speeds through optimised gate layout with planar stripe DMOS technology.

TO-220



Pin1-Gate  
Pin2-Drain  
Pin3-Source

### Application

- Switching application

### Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D@T_c=25^\circ C$	Continuous Drain Current, $V_{GS}@10V$	14	A
$I_D@T_c=100^\circ C$	Continuous Drain Current, $V_{GS}@10V$	9.1	
$I_{DM}$	Pulsed Drain Current ①	56	
$P_D@T_c=25^\circ C$	Power Dissipation	250	W
	Linear Derating Factor	2.0	W/°C
$V_{GS}$	Gate-to-Source Voltage	+30	V
$E_{AS}$	Single Pulse Avalanche Energy ②	560	mJ
$I_{AR}$	Avalanche Current ①	14	A
$E_{AR}$	Repetitive Avalanche Energy ①	25	mJ
dv/dt	Peak Diode Recovery dv/dt ③	9.2	V/ns
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	- 55 to +150	°C
	Soldering Temperature, for 10 seconds Mounting Torque, 6-32 or M3 screw	300(1.6mm from case) 10 lbf.in(1.1N.m)	

### Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-case	—	—	0.50	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	—	0.50	—	
$R_{\theta JA}$	Junction-to-Ambient	—	—	62	



**Electrical Characteristics @T<sub>J</sub>=25°C(unless otherwise specified)**

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	500	—	—	V	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA
ΔV <sub>(BR)DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp.Coefficient	—	0.55	—	V/°C	Reference to 25°C, I <sub>D</sub> =1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-resistance	—	—	0.45	Ω	V <sub>GS</sub> =10V, I <sub>D</sub> =8.4A ④
V <sub>GS(th)</sub>	Gate Threshold Voltage	2.0	—	4.0	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA
g <sub>fs</sub>	Forward Transconductance	8.1	—	—	S	V <sub>DS</sub> =50V, I <sub>D</sub> =8.4A
I <sub>DSS</sub>	Drain-to-Source Leakage current	—	—	25	μA	V <sub>DS</sub> =500V, V <sub>GS</sub> =0V
		—	—	250		V <sub>DS</sub> =400V, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C
I <sub>oss</sub>	Gate-to-Source Forward leakage	—	—	100	nA	V <sub>GS</sub> =30V
	Gate-to-Source Reverse leakage	—	—	-100		V <sub>GS</sub> =-30V
Q <sub>g</sub>	Total Gate Charge	—	—	81		I <sub>D</sub> =14A
Q <sub>gs</sub>	Gate-to-Source charge	—	—	20	nC	V <sub>DS</sub> =400V
Q <sub>gd</sub>	Gate-to-Drain("Miller") charge	—	—	36		V <sub>GS</sub> =10V
t <sub>d(on)</sub>	Turn-on Delay Time	—	15	—	nS	V <sub>DD</sub> =250V
t <sub>r</sub>	Rise Time	—	39	—		I <sub>D</sub> =14A
t <sub>d(off)</sub>	Turn-Off Delay Time	—	39	—		R <sub>θ</sub> =7.5Ω
t <sub>f</sub>	Fall Time	—	31	—		V <sub>GS</sub> =10V
L <sub>D</sub>	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm(0.25in.) from package and center of die contact
L <sub>S</sub>	Internal Source Inductance	—	7.5	—		
C <sub>iss</sub>	Input Capacitance	—	1910	—	pF	V <sub>GS</sub> =0V
C <sub>oss</sub>	Output Capacitance	—	290	—		V <sub>DS</sub> =25V
C <sub>rss</sub>	Reverse Transfer Capacitance	—	11.0	—		f=1.0MHz



**Source-Drain Ratings and Characteristics**

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	14	A	MOSFET symbol showing the integral reverse p-n junction diode.
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	—	—	56		
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.5	V	T <sub>J</sub> =25°C, I <sub>S</sub> =14A, V <sub>GS</sub> =0V ④
t <sub>rr</sub>	Reverse Recovery Time	—	370	550	nS	T <sub>J</sub> =25°C, I <sub>F</sub> =14A
Q <sub>rr</sub>	Reverse Recovery Charge	—	4.4	6.5	nC	di/dt=100A/μs ④
t <sub>on</sub>	Forward Turn-on Time	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> + L <sub>D</sub> )				

Notes:

- ① Repetitive rating; pulse width limited by max.junction temperature(see figure 11)  
 ② L = 5.7mH, I<sub>AS</sub> = 14 A, R<sub>θ</sub> = 25Ω, Starting T<sub>J</sub> = 25°C

- ③ I<sub>SD</sub> ≤ 14A, di/dt ≤ 250A/μS, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>, T<sub>J</sub> ≤ 25°C

- ④ Pulse width ≤ 300 μS; duty cycle ≤ 2%