

TGD N-Channel Enhancement Mode Power MOSFET

Description

The TGD1520K uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = 150V, I_D = 20A$
 $R_{DS(ON)} < 80m\Omega @ V_{GS}=10V$ (Typ:65m Ω)
 $R_{DS(ON)} < 90m\Omega @ V_{GS}=7V$ (Typ:70m Ω)
- High density cell design for ultra low $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

Application


- Boost converters
- LED backlighting
- Uninterruptible power supply

100% UIS TESTED!


100% ΔV_{ds} TESTED!



Schematic diagram



pin assignment



TO-252 -2L top view

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
1520K	1520K	TO-252-2L	-	-	-

Absolute Maximum Ratings ($T_C=25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Limit	Unit
V_{DS}	Drain-Source Voltage	150	V
V_{GS}	Gate-Source Voltage	± 20	V
I_D	Drain Current-Continuous	20	A
$I_D (100^{\circ}C)$	Drain Current-Continuous($T_C=100^{\circ}C$)	14	A
I_{DM}	Pulsed Drain Current	40	A
P_D	Maximum Power Dissipation	90	W
	Derating factor	0.6	W/ $^{\circ}C$
E_{AS}	Single pulse avalanche energy ^(Note 5)	80	mJ
T_J, T_{STG}	Operating Junction and Storage Temperature Range	-55 To 175	$^{\circ}C$

Thermal Characteristic

$R_{\theta JC}$	Thermal Resistance, Junction-to-Case ^(Note 2)	1.7	$^{\circ}C/W$
-----------------	--	-----	---------------

**Electrical Characteristics ($T_C=25^{\circ}\text{C}$ unless otherwise noted)**


Symbol		Parameter	Condition	Min	Typ	Max	Unit
Off Characteristics							
BV _{DSS}	Drain-Source Breakdown Voltage		V _{GS} =0V I _D =250μA	150	165	-	V
I _{DSS}	Zero Gate Voltage Drain Current		V _{DS} =150V, V _{GS} =0V	-	-	1	μA
I _{GSS}	Gate-Body Leakage Current		V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics ^(Note 3)							
V _{GS(th)}	Gate Threshold Voltage		V _{DS} =V _{GS} , I _D =250μA	2	3.4	4	V
R _{DS(ON)}	Drain-Source On-State Resistance	V _{GS} =10V, I _D =10A	-	65	80	mΩ	
		V _{GS} =7V, I _D =10A		70	90		
g _{FS}	Forward Transconductance		V _{DS} =5V, I _D =10A	-	20	-	S
Dynamic Characteristics ^(Note4)							
C _{iss}	Input Capacitance		V _{DS} =75V, V _{GS} =0V, F=1.0MHz	-	1810	-	PF
C _{oss}	Output Capacitance			-	61	-	PF
C _{rss}	Reverse Transfer Capacitance			-	45	-	PF
Switching Characteristics ^(Note 4)							
t _{d(on)}	Turn-on Delay Time		V _{DD} =75V, R _L =5Ω V _{GS} =10V, R _{GEN} =3Ω	-	15.5	-	nS
t _r	Turn-on Rise Time			-	8.5	-	nS
t _{d(off)}	Turn-Off Delay Time			-	19.5	-	nS
t _f	Turn-Off Fall Time			-	7	-	nS
Q _g	Total Gate Charge		V _{DS} =75V, I _D =10A, V _{GS} =10V	-	45	-	nC
Q _{gs}	Gate-Source Charge			-	9	-	nC
Q _{gd}	Gate-Drain Charge			-	12	-	nC
Drain-Source Diode Characteristics							
V _{SD}	Diode Forward Voltage ^(Note 3)		V _{GS} =0V, I _S =20A	-	-	1.2	V
I _S	Diode Forward Current ^(Note 2)		-	-	-	20	A
t _{rr}	Reverse Recovery Time		T _J = 25°C, IF = 10A di/dt = 100A/μs ^(Note3)	-	32	-	nS
Q _{rr}	Reverse Recovery Charge			-	53	-	nC
t _{on}	Forward Turn-On Time		Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition: $T_J=25^{\circ}\text{C}, V_{DD}=50V, V_G=10V, L=0.5mH, R_g=25\Omega$

Test Circuit


1) E_{AS} Test Circuit



2) Gate Charge Test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 $R_{DS(on)}$ - Drain Current




Figure 4 $R_{DS(on)}$ -Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10 ID Current- Junction Temperature





Figure 11 Normalized Maximum Transient Thermal Impedance

TO-252 Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	2.200	2.400	0.087	0.094
A1	0.000	0.127	0.000	0.005
b	0.660	0.860	0.026	0.034
c	0.460	0.580	0.018	0.023
D	6.500	6.700	0.256	0.264
D1	5.100	5.460	0.201	0.215
D2	4.830 TYP.		0.190 TYP.	
E	6.000	6.200	0.236	0.244
e	2.186	2.386	0.086	0.094
L	9.800	10.400	0.386	0.409
L1	2.900 TYP.		0.114 TYP.	
L2	1.400	1.700	0.055	0.067
L3	1.600 TYP.		0.063 TYP.	
L4	0.600	1.000	0.024	0.039
Φ	1.100	1.300	0.043	0.051
θ	0°	8°	0°	8°
h	0.000	0.300	0.000	0.012
V	5.350 TYP.		0.211 TYP.	